Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	1	("6292887").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2006/02/07 08:56
L4	1	"5216613".PN.	USPAT; USOCR	AND	ON	2006/02/07 09:35
L5	1	"3928857".PN.	USPAT; USOCR	AND	ON	2006/02/07 09:35
L6	1	"4445177".PN.	USPAT; USOCR	AND	ON	2006/02/07 09:35
L7	4	("3928857"   "4445177"   "5216613").PN. OR ("6292887"). URPN.	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:26
L8	21760	granularity	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:26
L9	1452	(granularity with memory)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:27
L10	167	(granularity with memory) same (high or low)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:32
L11	4	(granularity with memory) same (high or low) same delay	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:30
L12	83	(granularity with memory) same (high or low) and delay	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:54
L13	4	(granularity with memory) same (high or low) same event	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:30
L14	8	(granularity with memory) same (high or low) and (granularity same delay)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 10:36
L15	2	(("5982238") or ("6425064")).PN.	US-PGPUB; USPAT; USOCR	OR	OFF '	2006/02/07 10:36
L16	13	((granularity with memory) same split)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:12
L18	5329	morrison.in. and @py<"2003"	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:13
L19	190	morrison.in. and @py<"2003" and processor	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:14

				,		
L20	85	morrison.in. and (fir\$3 adj time)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:24
L25	1	(link\$2 adj list) and (timed near2 untimed near2 command)	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:30
L26	1147	((high or low) adj resolution) with clock	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 11:55
L27	36	((high or low) adj resolution) with clock and granularity	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 13:06
L28	40	((high or low) adj resolution) with (clock or counter) and granularity	US-PGPUB; USPAT; USOCR	AND	ON	2006/02/07 13:06
L29	191	"firing time" with delay	US-PGPUB; USPAT	AND	ON	2006/02/07 13:43
L30	44	("firing time" with delay) and (resolution or granularity)	US-PGPUB; USPAT	AND	ON	2006/02/07 14:15
L31	161	(("firing time" or deadline) with delay) and (resolution or granularity)	US-PGPUB; USPAT	AND	ON	2006/02/07 13:49
L32	451	(multiple adj (clock or counter)) with (delay or deadline)	US-PGPUB; USPAT	AND	ON	2006/02/07 13:49
L33	103	(multiple adj (clock or counter)) with (delay or deadline) and (DSP or "real time")	US-PGPUB; USPAT	AND	ON	2006/02/07 13:50
L34	142	((multiple or precis\$4) adj (clock or counter)) with (delay or deadline) and (DSP or "real time")	US-PGPUB; USPAT	AND	ON	2006/02/07 13:50
L35	2	("firing time" with granularity)	US-PGPUB; USPAT	AND	ON	2006/02/07 14:15
L36	511	(713/401).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2006/02/07 14:47
L37	683	(713/501).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2006/02/07 14:47
L38	74	(36 or 37) and dsp	US-PGPUB; USPAT	AND	ON	2006/02/07 14:55
L39	1741	(delay\$3 near2 resolution)	US-PGPUB; USPAT	AND	ON	2006/02/07 14:56
L40	3	(delay\$3 near2 resolution) same (dsp or "digital signal processor")	US-PGPUB; USPAT	AND	ON	2006/02/07 14:58
L41	173	(delay\$3 near2 resolution) same memory	US-PGPUB; USPAT	AND	ON	2006/02/07 15:00
L42	66	(delay\$3 near2 resolution) with counter	US-PGPUB; USPAT	AND	ON	2006/02/07 15:03

L43	580	"delay field"	US-PGPUB; USPAT	AND	ON	2006/02/07 15:04
L44	0	43 with split	US-PGPUB; USPAT	AND	ON	2006/02/07 15:03
L45	1	43 same split	US-PGPUB; USPAT	AND	ON	2006/02/07 15:04
L47	2	43 same (dsp or "digital signal processor")	US-PGPUB; USPAT	AND	ON	2006/02/07 15:05
L48	77	43 and (dsp or "digital signal processor")	US-PGPUB; USPAT	AND	ON	2006/02/07 15:05
S1	526	(712/244).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2006/02/03 16:14
S2	1	S1 and "time performance constraint"	US-PGPUB; USPAT	AND	ON	2006/02/03 16:14
S3	72562	"DSP" or "digital signal processor"	US-PGPUB; USPAT	AND	ON	2006/02/06 08:38
S4	56997	"DSP" or "digital signal processor" and detector	US-PGPUB; USPAT	AND	ON	2006/02/06 08:38
S5	51008	"DSP" or "digital signal processor" and (detector near4 event)	US-PGPUB; USPAT	AND	ON	2006/02/06 08:39
S6	50878	"DSP" or "digital signal processor" and (detector near4 event) and 712/1-250	US-PGPUB; USPAT	AND	ON	2006/02/06 08:43
S8	461	"digital signal processor" and (detector near4 event)	US-PGPUB; USPAT	AND	ON	2006/02/06 08:40
S9	262	(("DSP" or "digital signal processor") same memory) and (detector near4 event)	US-PGPUB; USPAT	AND	ON	2006/02/06 08:46
S10	28454	(("DSP" or "digital signal processor") same memory)	US-PGPUB; USPAT	AND	ON	2006/02/06 08:46
S11	246	(("DSP" or "digital signal processor") same memory same layout)	US-PGPUB; USPAT	AND	ON	2006/02/06 09:04
S12	2	("DSP" or "digital signal processor") and (memory and alu and register and "IO device") and (controller same event\$1) and detector	US-PGPUB; USPAT	AND	ON	2006/02/06 09:07
S14	17	("DSP" or "digital signal processor") and (memory and alu and register and "IO device")	US-PGPUB; USPAT	AND	ON	2006/02/06 09:07
S15	2624	("DSP" or "digital signal processor") and (memory and alu and register)	US-PGPUB; USPAT	AND	ON	2006/02/06 09:07
S16	7305	("DSP" or "digital signal processor") same (memory and alu and register)	US-PGPUB; USPAT	AND	ON	2006/02/06 09:08

S17	180	("DSP" or "digital signal processor") same (memory and alu and register) and detector	US-PGPUB; USPAT	AND	ON	2006/02/06 09:10
S18	29	("DSP" or "digital signal processor") same (memory and alu and register and ("IO device" or "I/O device" or "input/output")) and detector	US-PGPUB; USPAT	AND	ON	2006/02/06 09:11
S19	612	("DSP" or "digital signal processor") same (memory and alu and register and ("IO device" or "I/O device" or "input/output"))	US-PGPUB; USPAT	AND	ON	2006/02/06 09:12
S21	63	(("DSP" or "digital signal processor") same (memory and alu and register and ("IO device" or "I/O device" or "input/output"))) and (interrupt or event or exception)	US-PGPUB; USPAT	AND	ON	2006/02/06 14:20
S22	2	"vector memory" same granularity	US-PGPUB; USPAT	AND	ON	2006/02/06 14:20
S23	2870	memory same granularity	US-PGPUB; USPAT	AND .	ON	2006/02/06 14:20
S24	817	(memory same granularity) and resolution	US-PGPUB; USPAT	AND	ON	2006/02/06 14:20



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

(((high or low) adj resolution) with (clock or counter)) and "ev





Feedback Report a problem Satisfaction survey

Terms used

high or low adj resolution with clock or counter and event handling and DSP or real time and granularity

Found 14,391 of 169,866

next

Sort results by

Display

results

relevance -

Save results to a Binder

Search Tips

Open results in a new

Try an <u>Advanced Search</u>
Try this search in <u>The ACM Guide</u>

Results 21 - 40 of 200

Result page: <u>previous</u> <u>1</u> **2** <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Best 200 shown

Relevance scale

21 Variability in the execution of multimedia applications and implications for architecture

Christopher J. Hughes, Praful Kaul, Sarita V. Adve, Rohit Jain, Chanik Park, Jayanth Srinivasan

window

May 2001 ACM SIGARCH Computer Architecture News, Proceedings of the 28th annual international symposium on Computer architecture ISCA '01, Volume

29 Issue 2 **Publisher:** ACM Press

Full text available: pdf(1.02 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Multimedia applications are an increasingly important workload for general-purpose processors. This paper analyzes frame-level execution time variability for several multimedia applications on general-purpose architectures. There are two reasons for such an analysis. First, it has been conjectured that complex features of such architectures (e.g., out-of-order issue) result in unpredictable execution times, making them unsuitable for meeting real-time requirements of multimedia application ...

22 Status report of the graphic standards planning committee

Computer Graphics staff

August 1979 ACM SIGGRAPH Computer Graphics, Volume 13 Issue 3

Publisher: ACM Press

Full text available: pdf(15.01 MB) Additional Information: full citation, references, citings

23 Prototyping, verification, and test: Implementation of BEE: a real-time large-scale

hardware emulation engine

Chen Chang, Kimmo Kuusilinna, Brian Richards, Robert W. Brodersen

February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

Publisher: ACM Press

Full text available: pdf(3.65 MB) Additional Information: full citation, abstract, references, index terms

This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ASIC (Application Specific Integrated Circuits) equivalent gates. Attainable system operation frequency can exceed 60 MHz, and the system throughput has been empirically